Abstract: This paper represents delay and power analysis of an inverter using a triple-material junctionless surrounding gate MOSFET (TMJLSRG) to design integrated circuit. TCAD tools have been used for the purpose of simulation. The delay and power consumption are the vital design metrics to design the circuit in nano level. In this work, the variation of power consumption has been reported for different values of power supply voltage VDD and channel length. Delay is also reported with respect to VDD. Moreover, power consumption has been reported for the gate engineered device for different ratio of gate length. The results are satisfactory to design low power and high speed digital integrated circuit using TMJLSRG MOSFET.
Introduction
MOSFETs are the basic building block of very large-scale integrated circuits. In order to reduce the circuit dimensions and power consumption down scaling is carried out for conventional MOSFET (Kang and Leblebici, 2005) . However, in order to down scale the device, many secondary effects are coming into the picture. Hot carrier effect, velocity saturation, mobility degradation, and drain induced barrier lowering (DIBL) are most common short channel effects. Short channel effect degrades the performance of the circuits configured using conventional MOSFET. In order to overcome short channel effect and maintain down scaling many non-conventional MOSFETs have been reported (Colinge, 2004; Oh et al., 2000; Park and Colinge, 2002; Sorée et al., 2008) . Triple material junctionless surrounding gate MOSFET to suppress short channel effect has also been reported (Bari et al., 2015) . Our present works represents the power and delay analysis of an inverter using TMJLSRG MOSFET. In sub threshold region, the Poisson's equation (1) for channel centre potential of a junctionless (Colinge et al., 2010; Lee et al., 2009 ) surrounding gate MOSFET is solved equation (2) using parabolic potential approximation equation (3) (Gnani et al., 2011) , where gate-stack EoT (Razavi and Orouji, 2008) and corresponding capacitance is given by equations (4)-(5). Then using the expression of potential minima equations (6)-(8), expression of threshold voltage is obtained equation (9) (Biswal et al., 2015) . From Charles Pravin et al. (2016) , the expression of maximum power dissipation equation (10) under the approximation of zero static power and gate delay equation (11) due to parasitic capacitances of a resistive load inverter circuit is used to analyse effect of gate -engineering and channel length scaling.
Structure of the TMJLSRG MOSFET
The two-dimensional view of TMJLSRG MOSFET is shown in Figure 1 . The entire region is divided into three equal geometrical region R 1 , R 2 , R 3 .
are the work function of the three gate material M 1 , M 2 , M 3 for region R 1 , R 2 , R 3 respectively .The diameter of the cylindrical Si is t si is shown in Figure 1 . This Si is used as the channel of the device.
Model equations of the TMJLSRG MOSFET
Following equations are used to model the threshold voltage of the TMJLSRG. Poisson's equations in cylindrical coordinate system is given as
The potential function along the z direction can be expressed as (Bari et al., 2015) 2 1 2 3
where the C 1 (z), C 2 (z), C 3 (z) are determined from boundary condition (Bari et al., 2015) . The general expression for channel central potential is given as (Bari et al., 2015) ( )
where the coefficient a j , b j , c j are determined (Bari et al., 2015) for j = 1, 2, 3. The effective oxide thickness (t OXeff ) and oxide capacitance (C ox2 ) has been expressed respectively in equations (4) and (5) 2 2 1 2
In case of junctionless transistor the threshold voltage is defined as the channel central potential required to deplete the majority carriers from heavily doped region. In our case, minimum channel central potential (Ψ C,min ) occurs under M 1 having higher work function. The position of minimum channel potential is denoted by Z min . The Z min , Ψ C,min has been determined setting the first derivative of channel central potential under M 1 shown in equation (6).
The expression of Z min , Ψ C,min as found is shown in equations (7) and (8) respectively.
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where φ C1 is dependent on work function of metal M 1 . Finally, the threshold voltage is determined equating, Ψ C,min to zero and substituting gate to source voltage V GS to V Th . The threshold voltage is found as shown in equation (9) (Bari et al., 2015) .
To determine power consumption and delay of the inverter equations (10) and (11) are used respectively (Charles Pravin et al., 2016) .
Power and delay analysis of resistive load inverter using TMJLSRG MOSFET
The circuit diagram of resistive load inverter is shown in Figure 2 . Power consumption across the inverter is reported in Figure 3 varying the channel length for fixed value of V DD . The power dissipation and delay analysis of the inverter has also been carried out for gate engineered device as shown in Figure 5 . The results are reported up to 60 nm gate length.
However, the device exhibiting better change in power dissipation and delay up to 30 nm. When the gate length ratio is 3:2:1 the inverter exhibits lower power consumption. On the other hand, for the ratio 1:2:3 the circuits exhibits lower delay.
Conclusions
From the analytical model of potential and threshold voltage of TMJLSRG MOSFET power consumption and delay equation has been formulated. A resistive load inverter circuit using TMJLSRG MOSFET is implemented. Its power consumption and delay analysis has been carried out varying channel length and power supply voltage. Effect of gate engineering on power consumption and delay also presented. The results indicate the suitability of this device low-power high speed application.
